There a CMOS NAND Gate 4011 is used. and in the circuit diagram 4 terminals are connected. but the actual components has 7 +7 leads on each side. Can anyone please explain me the circuit. Thanks
You should never leave inputs on a Cmos logic IC not connected. Connect the unused inputs to 0V. look at its datasheet to see which pins are the unused inputs.